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Abstract
Multiple-valued logic is an alternative to traditional binary logic, where the
the two states, either on or off, is replaced by several logical values. One
promising way of realizing multiple-valued circuits is by using voltage-
mode floating-gates with a recharge latching scheme. For the multiple-
valued floating-gate circuits to yield the correct result, it is very important
that the gain is accurate. In this master thesis we present a novel floating-
gate inverter with varactor feedback that serves as a gain correction device,
in that we can correct the gain by altering the varactor capacitance. We
will be discussing the benefits and the limitations of the device, as well as
describing it’s performance in different circuit environments by software
simulation.
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Chapter 1
Introduction
Today, CMOS technology is the leading technology for integrated circuits.
We find it in almost every electronic consumer product from computers and
cell phones to large-scale artifacts such as cars and boats. As we continu-
ously make ourselves more and more dependent on electronic equipment
in our daily life, a demand for smaller and less power consuming circuitry
arise.
The famous Moore’s law formulated in the seventies states that, for
every 18 months, the number of transistors on an integrated circuit will
double over the same chip area. The law holds even today, thirty years or so
later. Not necessarily because Moore’s prediction was very accurate, it has
rather become a self-fulfilling prophecy. That is, developers has struggled
to validate Moore’s law by putting a large effort in reducing technology
size. This has been an important basis for the revolutionizing technological
development during the last couple of decades. But unfortunately, scaling
technologies will eventually stagnate due to physical limitations and un-
wanted side effects like leaking currents. There simply is a limit to how
small the technology can be, and there certainly is a limit for cost versus
yield of our products. So in turn, the developer will be forced to look for
other solutions to reduce area consumption and power dissipation. One
approach is to improve the actual circuit design.
Traditional binary logic where the voltage references Vdd and Vss rep-
resents the logical values “1” and “0”, or simply “true” and “false”, is the
most common and comprehensive technique to design integrated circuits.
But another approach to circuit design is through multiple-valued logic.
Multiple-valued signals can holdmore information than binary signals and
can thus be designed to take up less die area. Multiple-valued circuits also
needs far less number of interconnects than their binary counterparts.
The idea of using multiple-valued logic is not new; the first computers
were based on the decimal system, but in the early 1940’s, binary com-
puters proved to be better for the given technology. Today, the technology
1
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opens up for much more accurate precision for setting different voltages,
which makes it possible to realize stable multiple-valued circuits. Theor-
etically, we could use as many voltage steps as we wanted, making the
spacing between the various voltage levels infinitely small, but for prac-
tical circuit design, especially for low-voltage applications, it is normal to
limit the signal to radix 8, that is 8 distinctive voltage levels.
While there is much research going on in the field of multiple-valued
circuits, they have yet to make their breakthrough in the commercial mar-
ket, although modern multilevel Flash ROM uses 4 voltage values, that is 2
bits, in each memory cell [Calligaro et al., 1996].
Using floating-gate technology is a most suitable technique for imple-
menting multiple-valued circuits, as they can store charge for a given time.
A circuit design based on floating-gate inverters with capacitive division
between input and feedback capacitors, lets multiple-valued signals propa-
gate through the circuit, altering the signal as we like on the way. For the
circuit to function properly, it is important that the multiple-valued voltage
levels maintain their value through the circuit, which is determined by the
signal gain. The gain can be regulated by adjusting the capacitor values,
but capacitor mismatch and parasitic MOS capacitances can severely alter
the gain after circuit production. To defeat this gain error we can restore
the multiple-valued signal a given number of times in the circuit by doing
a multiple-valued to binary conversion and back to multiple-valued again
[Berg et al., 2004]. This is an expensive method in respect to circuit area
and propagation delay. That is why we present a new method for gain cor-
rection in multiple-valued circuits by correcting the gain directly by alter-
ing the feedback capacitance using a variable capacitor. Simulation results
from the simulator Spectre within the CAD tool Cadence will be presented.
The master thesis is organized into the following chapters:
Chapter 2 presents the variable capacitor, the varactor, used in this thesis
as well as a discussion on design considerations.
Chapter 3 gives and overview of the floating-gate technology as well as
an in-depth presentation of the floating-gate with varactor feedback
solution.
Chapter 4 presents some FIR filter theory and it’s implementation in float-
ing-gate technology with varactor correction.
Chapter 5 gives some concluding remarks together with notes on future
work.
2
Chapter 2
Varactor Basics
In this chapter we will discuss the varactor basics as well as
design considerations for our purpose. We will also describe
the various capacitances in a PMOS varactor.
A varactor is a capacitor with a variable capacitance. Today, CMOS varact-
ors are primarily used as a core of LC-tank voltage controlled oscillators
(VCOs) for radio-frequency (RF) circuits. VCOs are often used as a part
of frequency synthesizers for adjusting the baseband signal and is a key
element in modern wireless transceivers. Process variation makes it diffi-
cult to make a VCO with the right center frequency and tuning range, so a
varactor is inserted as a tuning element. Thus, the tuning range of the VCO
is strongly related to the tuning range of the varactor [Wong et al., 2000],
[Maget et al., 2001].
Several varactor solutions have been proposed, and the main focus has
been to get a wide tuning range. Figure 2.1 shows three common varactor
(a) (b) (c)
Figure 2.1: (a) A p-n junction varactor, (b) a PMOS capacitor varactor, and
(c) an accumulation-mode varactor, from [Wong et al., 2000].
designs. The p-n junction varactor in figure 2.1(a) consists of a p+ and
an n+ region residing in an n-well. A typical tuning range is ±10%. Fig-
3
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ure 2.1(b) shows a PMOS varactor that utilizes the gate capacitance of a
PMOS transistor. The PMOS varactor provides a wider tuning range than
the p-n junction varactor, but the tuning range is limited by the source and
drain parasitic capacitance. An accumulation-mode varactor, figure 2.1(c)
replaces the p+ regions of the PMOS varactor with n+ regions, achieving a
tuning range of ±30% after removal of the parasitic source-drain capacit-
ance [Wong et al., 2000]. A prototype accumulation-mode varactor of 3.1 pF
nominal value is presented [Svelto et al., 1999].
Other varactor designs include the gated varactor, which replaces the
drain node of a PMOS varactor by an n+ contact [Wong et al., 2000]. An-
other solution is the accumulation-mode varactor presented byMaget et al.,
which has inserted shallow trench isolations (STIs) between the active area
underneath the gate and the well contacts to reduce parasitic capacitances
and increase capacitance tuning range [Maget et al., 2001]. This solution is
depicted in figure 2.2.
Figure 2.2: Accumulation-mode varactor with STI, from [Maget et al.,
2001].
2.1 Design Considerations
In this master thesis, the varactor will be used in a whole new setting. The
typical varactor use is in RF design, where it is used as a tuning element. We
figured that the varactor could be used as a tuning element in other settings
as well. Combined with an interest in floating-gate and multiple-valued
circuits, we wanted to see if the varactor could be used to tune the gain in
multiple-valued floating-gate circuits. This will be thoroughly described in
chapter 3.
The design requirements for the varactor, suitable for use in floating-
gate circuits, are:
• Capacitance value in the fF range
• Simple and compact design and layout
• Fairly large tuning range
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The varactors in the literature all lie in the pF range, three orders of mag-
nitude larger than the required range. This doesn’t necessarily lead to prob-
lems, but we expect the parasitic capacitances to be relatively larger for the
smaller design. Since the varactor never has been used in floating-gate
circuits, we wanted to choose a simple and stable varactor without many
“exotic” solutions. Therefore, we went for the PMOS varactor which is as
simple as it gets, both for use in Cadence simulation of schematics and for
layout purposes.
2.2 PMOS Varactor
The PMOS varactor is based on an ordinary PMOS transistor consisting of
two p+ regions residing in an n-well. The source and drain contacts on
the p+ regions are connected. The varactor can be seen as a three-terminal
device, where the gate is the input, the source and drain is the output and
the bulk is the tuning terminal. This is a somewhat different approach than
what is common, since we will be using both the gate and the source/drain
as active terminals, and not ground the source/drain as is the case in VCO
design.
Figure 2.3(a) on the following page shows the schematics of the PMOS
varactor, while figure 2.3(b) shows the varactor as a circuit element. Figure
2.3(c) shows a cross-section of the varactor.
2.2.1 PMOS Capacitances
The variable capacitance of the PMOS varactor is the capacitance between
the gate and the other terminals of the PMOS transistor. Some of the ca-
pacitances are static and determined by process parameters, while other
capacitances are dynamic and thus can be altered by the n-well voltage.
The static capacitances sets the minimum varactor capacitance and the dy-
namic capacitances decides our tuning range.
Static Capacitances
There are two main static capacitances in the PMOS transistor. The first
is the gate capacitance, which is defined as the capacitance from the gate
through the gate oxide to the n-well. This capacitance can be considered
static if we have a static channel in the transistor, which is the case for our
circuit solutions. The capacitance is expressed in simplified form as
Cg = CoxWL ,
where W and L is the width and length of the transistor and the oxide
capacitance Cox = ǫox/tox. Since there is no current running through the
transistor channel, this gate capacitance expression will hold.
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Vtune
Vin
(a) (b)
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n-well
p+
(c)
Figure 2.3: (a) Schematics, (b) circuit element and (c) cross-section of the
PMOS varactor.
The second static capacitance is the overlap capacitance defined by the
overlap of the gate over the source and the drain as can be seen in fig-
ure 2.3(c). The overlap capacitances for the source and the drain side are
Cgs0 = CgsolW
and
Cgd0 = CgdolW ,
where Cgsol and Cgdol are process parameters.
Dynamic Capacitances
The dynamic capacitances are the diffusion capacitances of the transistor.
These capacitances evolve from the depletion region that forms under the
6
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gate. If W and D is the width and extent of the diffusion area, the source
diffusion capacitance is
Csb = AS · Cjbs + PS · Cjbssw ,
where the size of the diffusion area AS = W · D, the perimeter of the dif-
fusion area PS = 2W + 2D and Cjbs and Cjbssw are process parameters. The
capacitances are dependent on the depletion depth, and thus on the reverse
voltage, so
Cjbs = Cj
(
1+
Vsb
Ψ0
)−MJ
,
where Cj is the depletion capacitance without reverse voltage, MJ is the
junction grading coefficient and Ψ0 is the built-in potential. We also have
that
Cjbssw = Cjsw
(
1+
Vsb
Ψ0
)−MJSW
,
which is the contribution from the side walls. Cjsw and MJSW is respectively
the depletion capacitance without reverse voltage and the junction grading
coefficient of the side walls of the diffusion area.
Similarly, the drain diffusion capacitance can be written as
Cdb = AD · Cjbs + PD · Cjbssw ,
where Cjbs and Cjbssw are dependent on the drain-bulk voltage, Vdb, instead
of Vsb.
source
gate bulk
drain
CdbCgd
Cgs Csb
Cgb
Figure 2.4: Capacitances of a PMOS transistor
Figure 2.4 shows a summary of all the transistor capacitances of the
PMOS transistor.
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2.2.2 Other Possible PMOS Varactor Solutions
It is possible to set up the PMOS varactor by changing which transistor
nodes that should be the varactor contacts. Figure 2.5(a) shows a PMOS
varactor where the gate is the input and the bulk is the output. Figure 2.5(b)
shows the opposite; a PMOS varactor where the bulk is the input and the
gate is the output. These solutions may look strange and awkward at first,
but ultimately, voltages and currents are all there is to it. As long as the
circuit run as expected, there is nothing wrong in using it. These solutions
may work satisfactorily, however their investigation goes past the scope of
this thesis.
Vin Vout
Vtune
(a)
VoutVin
Vtune
(b)
Figure 2.5: PMOS varactors with (a) gate input and bulk output and (b)
bulk input and gate output. Both solutions have source/drain as the tuning
terminal.
See appendix A for Cadence schematics and layout of the varactor.
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Floating-Gate Technology
We will first summarize the history and basic programming
methods for floating-gates. Following that is a brief introduc-
tion to multiple-valued circuits and an in-depth explanation of
the floating-gate with varactor feedback.
3.1 History
The first floating-gate structure was presented by Kahng and Sze of Bell
Labs in 1967, intended for use in non-volatile digital memory devices. To-
day, we know these devices as EPROMs, EEPROMs and Flash memories,
present in thousands of consumer products worldwide. These devices con-
sist of floating-gates that stores digital 1’s and 0’s organized in addressable
arrays. The memory cells have the ability to store charge nearly infinitely
and can be reprogrammed thousands of times.
The ETANN chip that surfaced in 1989 used the floating-gate techno-
logy to store analog voltages. This was seen as a jumping-off point for use
of the floating-gate as a circuit element, and not as a mere static memory
device. The first uses of this kind was neuromorphic circuits that mimic
neuro-biological architectures present in the nervous system. One of the
ground breaking works in this aspect was the neuron MOSFET, or νMOS,
approach by Shibata and Ohmi that used capacitors for linear computa-
tions [Shibata and Ohmi, 1992].
Several research environments have built upon, amongst others, the
mentioned work to develop circuits to solve practical analog and digital
circuit problems. The three major thrusts in floating-gate device and cir-
cuits today are devices used as analog memory elements, devices used as
part of capacitive-based circuits and devices used as adaptive circuit ele-
ments [Hasler et al., 1999].
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3.2 Basics
A floating-gate is a MOS circuit node that is completely encapsulated by
silicon. Hence, it is said to be floating, since it has no electrical connections
to other nodes. That means we can place a voltage on the floating-gate that
will stay there nearly infinitely. The floating-gate potential can be modu-
lated by capacitive coupling.
The floating-gate voltage can be altered by changing the number of elec-
trons on the floating-gate. This is called programming the device. There are
several methods for doing this. I will briefly describe the different methods
in the following sections [Caywood et al., 1999].
3.2.1 Hot Carrier Injection
Hot carrier injection (HCI) can be done from either the source or the drain
side of the transistor. The general concept is to accelerate carriers in the
channel enough to surmount the potential barrier so that electrons can be
injected onto the floating-gate through the gate oxide. The HCI method
requires relatively high voltages on the gate and source or drain side. The
advantage of this method is good speed performance. The main disadvant-
age is that the method eventually will destroy the transistor after several
programming runs since the injection will cause grid dislocations in the
silicon.
3.2.2 Fowler-Nordheim Tunneling
Fowler-Nordheim tunneling (FNT) is the opposite process of HCI, that is
removing electrons from the floating-gate and thus increasing the floating-
gate voltage. Whenwe apply a strong electric field there is a small probabil-
ity that an electron in the silicon conductance band will quantum-mechani-
cally tunnel through the energy barrier to the SiO2 conductance band. The
same advantages and disadvantages apply here as with the HCI method.
3.2.3 Ultraviolet Light Programming
This method uses ultraviolet (UV) activated conductances for tuning the
floating-gate voltages. Berg et al. have presented a floating-gate UV-light
programmable MOS transistor (FGUVMOS) [Berg et al., 2001]. The FGUV-
MOS is programmed by exposing it to UV-light, causing a conductance to
temporarily connect the source/drain to the floating-gate. All floating-gate
transistors will be tuned simultaneously. The advantage of this method is
that the transistors will not deteriorate over time as is the case with the HCI
and FNTmethods. The disadvantage is that the programming time is long.
10
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3.2.4 Recharge Semi-Floating-Gate
Instead of a one time initialization of the floating-gate, this method re-
charges the floating-gate to Vdd/2 for each clock period by short circuit-
ing the gates. The recharge scheme can be used to yield fast binary and
multiple-valued signal processing. This method avoids problems with any
leakage currents and random or undesired disturbance [Berg et al., 2003].
The recharge semi-floating-gate technique will be used for this master the-
sis due to it’s simplicity and robustness.
3.3 Multiple-Valued Floating-Gate Circuits
Multiple-valued circuits are circuits that use many values rather than the
regular 1’s and 0’s in binary circuits. Multiple-valued circuits are a little
more complicated to design and tune right than their binary counterparts,
but they take up less die area and can yield better power performance by
providing increased data processing capabilities per unit area [Berg et al.,
2003].
In choosing the number of voltage levels of multiple-valued circuits it
is most convenient to use a radix that is an exact power of two, that is 2n
(where n ∈ N), since that is easiest to implement. This also ensures that
no information is lost or left unused in multiple-valued conversion [Smith,
1988].
Multiple-input floating-gate transistors can be used to simplify the de-
sign of multiple-valued logic [Shibata and Ohmi, 1992]. The basic building
block is the multiple-valued floating-gate inverter depicted in figure 3.1
[Berg et al., 2003]. This device can be used in many different ways, and can
easily be expanded by adding more inputs, as will be demonstrated later.
Φ
Figure 3.1: Multiple-valued floating-gate inverter
11
FLOATING-GATE TECHNOLOGY
3.4 Gain of Floating-Gate Circuits
A general problem with multiple-valued floating-gate CMOS circuits that
require high accuracy, is deviations from the unity gain in the inverting
cells. A typical example of such a cell is the floating-gate inverter in fig-
ure 3.1 on the page before. If the gain is slightly too large, the voltage levels
will drift to the rails and yield wrong computations. This can be fatal for
critical applications.
The gain error determines the allowed number of inverting steps before
we need to refresh the signal by doing a binary conversion. So when the
gain is accurate, we can use more multiple-valued circuit blocks in a row in
our circuits, and thus reduce the physical area on the chip.
The gain error problem becomes more crucial when the CMOS pro-
cesses scale down, since the reduced supply voltage forces the multiple-
valued voltage steps to be closer to each other. The voltage step size is also
determined by the chosen radix.
The floating-gate inverter from figure 3.1 on the preceding page is a ba-
sic building block in multiple-valued circuits. This inverter can easily be
altered to complete different tasks by adding more input capacitors. Fig-
ure 3.2 shows a circuit that can be used as an m bit DA converter by scaling
the input capacitors so that Cn = 2Cn−1. The DA converts m binary input
.
.
.
C0
Cm−1
Φ
Figure 3.2: Multiple-input floating-gate inverter
signals to a multiple-valued signal of radix 2m.
The input-output ratio of these devices is defined by
|∆Vout| =
Cin
C f
|∆Vin| , (3.1)
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where
Cin =
m−1
∑
i=0
Ci
and C f is the feedback capacitance. Thus, the gain, G, is
G =
Cin
C f
.
Cin = C f gives unity gain, that is, a gain of 1. The gain can be changed
by tweaking the value of the feedback capacitor. Larger feedback capacitor
gives smaller gain and vice versa.
Since the feedback capacitor value is static after the production process,
little can be done to correct a possible gain error caused by a faulty design
or productionmismatch. It has been shown that in a 0.35-µmprocess, small
poly-poly capacitors that does not employ dummy capacitors can yield a
worst-case mismatch value of nearly 4%. Capacitors within a dummy en-
vironment yield a variable mismatch below 1% [Minch, 2000].
Let us use dummy capacitors and have a mismatch of 1% smaller in
the input capacitors and 1% larger in the output capacitor. Let Cˆin and Cˆ f
denote the mismatched capacitor values and let Cin = C f , then the gain
will be
G =
Cˆin
Cˆ f
=
0.99Cin
1.01C f
=
0.99
1.01
≈ 0.98 .
Thus, we can expect a maximum gain error to be around 2% when we use
dummy capacitors. Figure 3.3 on the following page shows how the 2%
gain error affects the signal through ten floating-gate inverters with the
same mismatch. The signal will be attenuated and most certainly cause
the circuit to malfunction. This is a worst-case situation that could occur
due to some systematic error in the circuit. For other cases, we expect the
mismatch to be random within the range of ±1%.
If we could replace the feedback capacitor with a tunable element, a
gain error could be controlled and corrected by supplying a bias voltage to
the chip. Such a tuning element can be realized by replacing the feedback
capacitor with a varactor, that is, a variable capacitor, described in chapter
2. Equation (3.1) can then be rewritten as
|∆Vout| =
Cin
C f (Vtune)
|∆Vin| ,
where Vtune is the tuning voltage to alter the feedback capacitance. C f is
now a function of Vtune.
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Figure 3.3: Decreasing gain through ten floating-gate inverters each with a
negative gain error of 2%
Φ
Figure 3.4: Multiple-valued floating-gate inverter with varactor feedback
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3.5 Floating-Gate Inverter With Varactor Feedback
Figure 3.4 on the preceding page shows a floating-gate inverter where the
feedback capacitor has been replaced by a varactor. The corresponding
transistor model is shown in figure 3.5. As can be seen, we use both PMOS
Φ
Φ
Vtune
Figure 3.5: Transistor level multiple-valued floating-gate inverter with
varactor feedback
and NMOS transistors for the clocked switch to get good balance. We
call the varactor based devices floating-gate with varactor feedback (FGVF)
devices.
We chose a basic varactor design using a PMOS transistor, as discussed
in chapter 2.
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3.5.1 Gain Tuning
We decided to use a 2 V supply voltage and limit the signal between 0.5 V
and 1.5 V to get better linearity. The FGVF inverter operates as a gain cor-
rection device, and since we do not know whether a possible gain error is
larger or smaller than unity, we wanted to be able to equally increase and
decrease the gain. Simulation showed that scaling the gain so that unity
gain can be achieved with a varactor bias of 1 V would give a good tuning
range.
Figure 3.6 on the next page shows the response of the FGVF inverter
where the tuning voltage is stepped from 0.7 V to 2 V. To get a measure of
how good the tuning capabilities of the inverter is, we calculated the ratio
of gain change:
max_gain−min_gain
unity
=
1.0633− 0.9701
1
= 0.0932 = 9.32% .
If the unity gain is carefully placed in the middle of the tuning range, we
will have 9.32/2 ≈ 4.7% possible gain correction in each direction. Larger
tuning voltage yields larger gain and vice versa. This tuning range is suf-
ficient for correcting a gain error due to poly-poly capacitance mismatch
as discussed in section 3.4, as well as parasitic MOS capacitances, as long
as the input and feedback capacitances are large enough. In the case of a
systematic error in the circuit, correction depends strongly on the size of
the error and the number of floating-gate devices in our circuits. However,
greater tuning range can be achieved if we place more FGVF inverters in a
row.
3.5.2 Side Effects of the Varactor
By introducing the varactor we also get some side effects not observed in
the regular floating-gate inverter. The side effects and their severities will
be discussed in the following.
DC offset
When the FGVF inverter is in operational mode, there is a DC offset of
about 40 mV. This offset is depicted in figure 3.7 on page 18, where the
output is compared to the input. This will effect the DC level of the circuit,
but the dynamics will be intact. However, since we are inverting the signal
for each floating-gate element, this DC offset will be canceled if we run it
through another FGVF inverter. The output of this inverter is also shown
in figure 3.7 in red.
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Figure 3.6: Output of FGVF inverter for voltages from 0.7 V to 2 V
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Figure 3.7: Input and output of the FGVF inverter showing DC offset. Also
shown is the output through another FGVF inverter.
Non-Linearity
When sweeping the input of the FGVF inverter from 0.5 V to 1.5 V, we can
notice a non-linearity in the output that makes the gain in the middle area
too small. Figure 3.8(a) on the next page shows the output together with the
output of a regular floating-gate inverter. The first is plotted with an offset
compensation (due to the mentioned DC error) for better comparability.
The irregularities in the top-left corner is caused by a time delay due to the
frequency being 10 MHz. Figure 3.8(b), where the frequency is reduced to
2.5 Mhz, does not display this delay. This will, however, not be a problem
with a frequency of 10 Mhz under normal circuit run, since the inverter
only will process stable voltage levels.
At a first glance, the non-linearity might be seen as an unwanted prop-
erty of the circuit; we like to see our circuits being linear. But consider
the gain of the circuit, |A|, that is, the derivative of the output voltage,
∂Vout/∂Vin, depicted in figure 3.9 on page 20. The horizontal dashed line
along |A| = 1 divides the gain into values above and below unity gain. We
can see that the gain at first is larger than 1, then smaller. Let us say that we
have an input value that results in a gain larger than 1, that is, above the de-
picted line, when applied to an FGVF inverter. The output will be slightly
too large compared to a regular floating-gate inverter. But when we feed
18
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Figure 3.8: Comparison of floating-gate inverter output with and without
varactor showing non-linear behavior for (a) 10Mhz and (b) 2.5 Mhz.
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Figure 3.9: Derivative of the FGVF inverter output to show non-linear be-
havior
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this output into another FGVF inverter with the same non-linearity, we will
fall into the area below the dashed line, thus reducing the gain. The result
will be that the non-linearity will cancel itself out.
For this correcting effect to be accurate, the curve in figure in 3.9 needs
to be symmetric around |A| = 1. That means, if we multiply evenly spaced
values above and below the line we should get the value of 1. Figure 3.10
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Figure 3.10: Symmetry of the derivative of the FGVF inverter output
depicts a plot of several multiplied values showing the symmetry of figure
3.9. Although the sum does not lie exactly at 1, it certainly lies inside an
acceptable range. We can therefore see the non-linearity as a good property
of the circuit since it works in a self-correcting manner. We can see this
correction by comparing the blue and the red curve in figure 3.7 on page 18.
The red curve is the output of the blue curve through two FGVF inverters.
The two curves are nearly parallel which suggests that the non-linearity
cancellation is in fact working as expected.
3.5.3 FGVF Inverter Versus Ideal Floating-Gate Inverter
We can sum up the properties of the FGVF inverter by comparing it to an
ideal floating-gate inverter. Figure 3.11 on the next page shows the differ-
ences between the outputs of one FGVF inverter and one ideal floating-gate
21
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Figure 3.11: (a) Outputs of one ideal floating-gate and one FGVF inverter.
Input is swept from 0.5 V to 1.5 V in both cases. (b) Difference between the
two outputs.
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Figure 3.12: (a) Outputs of two ideal floating-gate and two FGVF inverters.
Input is swept from 0.5 V to 1.5 V in both cases. (b) Difference between the
two outputs.
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inverter. In figure 3.11(a) we can see the two outputs plotted together. Both
the DC offset and the non-linearity are clearly visible. Figure 3.11(b) shows
the output of the FGVF inverter minus the output of the floating-gate in-
verter. We have a maximum difference at 41 mV resulting from the DC
offset. If we consider the difference without the offset, we can see from the
right y-axis that maximum relative non-linearity is 28 mV.
Figure 3.12 on the preceding page shows what happens to the signal
when we feed it through another inverter. As expected, we can see from
figure 3.12(a) that the offset and the non-linearity for the FGVF inverter
have nearly disappeared. Figure 3.12(b) shows that the maximum non-
linearity now is reduced to 8 mV. Thus, it may seem advisable to use at
least two FGVF inverters to minimize the side effects.
3.5.4 DA Converter With Gain Correction
V0
V2
V1
5 fF
20 fF
35 fF
10 fF
Φ
Figure 3.13: 3-bit floating-gate DA converter
To see how the FGVF inverter works in practice we set up a simple 3-bit
DA converter based on the multiple-input floating-gate inverter depicted
in figure 3.2 on page 12. The converter setup can be seen in figure 3.13,
where V0 is the least significant bit. The DA converter meets the criteria
Cn = 2Cn−1
and
2
∑
i=0
Ci = C f ,
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which ensures the right bit weight and unity gain. C f denotes the feed-
back capacitor. The converter output is a radix 8 signal, and the conversion
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0
1
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time (s)
V
out
Figure 3.14: Output of 3-bit DA conversion
inputs and output can be seen in figure 3.14.
We did two experiments with the DA converter: One experiment with
ten converters in a row with their inputs interconnected, and one experi-
ment with a converter followed by nine FGVF inverters.
Ten DA Converters
To show what happens when we have a gain error in the floating-gate in-
verting cells, we placed ten of the DA converters in figure 3.13 serially. We
gave the first converter unity gain as to get a reference voltage. The rest
of the converters were given a 3% too small gain and the three converter
inputs were all connected to the output of the preceding converter. We
expected to see the signal attenuate throughout the circuit.
There is a point where the signal is attenuated in such a degree that
in an AD conversion, the signal would take on the wrong value. This
will happen when the voltage level gets too close to the next logical value.
Figure 3.15 on the following page shows the ten steps and the attenuation
of the signal. After examining the lowest voltage level in the plot we found
that the signal would get a wrong value after seven converter steps, that is,
a radix 8 value of 1 instead of 0. The same goes for the radix 8 value of 7
which becomes 6.
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Figure 3.16: Output of a 3-bit DA converter with 3% gain error corrected
through two FGVF inverters
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DA Converter and Nine FGVF Inverters
We wanted to see if the FGVF inverter could correct the gain error and if it
could maintain the voltage levels. We set up a DA converter with 3% too
small gain followed by nine FGVF inverters. The first inverter were given
a larger gain to compensate for the converter error. The rest of the FGVF
inverters were given unity gain.
Figure 3.16 on the page before shows the DA converter output corrected
by two FGVF inverters. After the second correction step, we can see that the
gain is nicely corrected to unity, and the DC error from the first correction
step is canceled (missing the lower voltage step by mere 6mV).
The result after all of the ten steps is shown figure 3.17 on the facing
page. As can be seen, the gain is decreasing through the circuit, but the gain
loss is not more than acceptable; after ten steps the gain is about 2.5% lower
than unity. This shows that the FGVF inverter can be used as a tunable gain
correcting device with fairly good gain stability.
We have also seen that the properties of the FGVF inverter are attractive
for devices that need long chains of blocks, for instance devices which need
a delay line.
3.5.5 Other Uses of the FGVF
So far, we have described the floating-gate with varactor feedback only as a
correcting device in an inverter setup. This method is useful for correcting
a general gain error when we do not know the source of error. But some-
times it might be convenient to use the FGVF technique directly in any
multiple-valued circuit block, that is, replace the feedback capacitor with
a varactor, especially when the gain is crucial for that specific block. The
latter is an attractive solution, since we can save space by not needing a
devoted inverting block to do the gain correction. But the drawback is that
the circuit will need more input pins if many of the multiple-valued blocks
are designed with varactor feedback.
3.5.6 Need for Restore
Berg et al. emphasize the importance of minimizing capacitance mismatch-
es in multiple-valued floating-gate circuits [Berg et al., 2004]. Larger gain
error in the floating-gate circuit elements results in fewer elements we can
use in a row before we need to restore, or “refresh”, the signal by doing a
multiple-valued to binary and binary to multiple-valued conversion [Berg
et al., 2002b,c]. An important design issue is to determine how often, when
and where to do this restore.
If we insert FGVF inverters in our circuits, the gain error will be re-
duced, thus the need for restore is accordingly reduced. As stated above,
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Figure 3.17: Output of a 3-bit DA converter with 3% gain error corrected
through nine FGVF inverters
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when we have a 3% too low gain in our floating-gate elements, the signal
would get a wrong value after seven steps. This is a realistic error if we
have a systematic mismatch in our circuit. Also stated above is that ten
steps with FGVF inverters will result in a 2.5% too low gain. This is an im-
provement of more than 10 times. Clearly, we can use a larger number of
circuit elements in a rowwhenwe use FGVF inverters, given that the FGVF
inverters themselves do not have significant gain error.
See appendix A for Cadence schematics and layout of important circuit
blocks.
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Chapter 4
FIR Filters
In this chapter we will first describe finite impulse response fil-
ters and their practical use for signal processing problems. We
will finally present a filter implementation using basic floating
gate circuit elements, and discuss possible improvements by us-
ing floating gate with varactor feedback.
4.1 FIR Filter Theory
Finite impulse response (FIR) filters are well known from the signal pro-
cessing literature [McClellan et al., 2003]. FIR filters are systems for which
each output sample is the sum of a finite number of weighted samples of
the input sequence. An FIR filter is basically a time-domain computation
based on a feed-forward difference equation.
A general difference equation of a discrete-time FIR filter can be written
as
y[n] =
M
∑
k=0
bkx[n− k] , (4.1)
where bk are the filter coefficients. M denotes the order of the filter. If all
of the bks are the same, (4.1) reduces to a causal running average. For a
3-point (2nd order) running average, the difference equation will be
y[n] =
1
3
(x[n] + x[n− 1] + x[n− 2]) . (4.2)
It is clear from equation (4.2) that the output sequence y[n] will be the av-
erage of the input sample and the two preceding samples. The filter can
be seen as a smoother; the output appears to be a somewhat rounded-off
version of the input. If the coefficients bk are not all the same, equation (4.1)
defines a weighted running average.
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Figure 4.1: x[n] filtered through running average filters
Since the FIR filter is completely defined once the filter coefficients are
known, a common way to specify the filter is by the coefficients only:
{bk} = {2, 1,−4, 3} .
The corresponding difference equation thus becomes
y[n] = 2x[n] + x[n− 1]− 4x[n− 2] + 3x[n− 3] .
To show the effect of FIR filtering a sequence, consider the following
two examples.
Example 4.1 Running Average to Remove Periodic Component
We define a signal x[n]:
x[n] =
{
1
8n +
1
3 cos(
1
2n) 0 ≤ n ≤ 40
0 otherwise
.
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We want to remove the sinusoidal component from the signal, depicted in
the upper plot in figure 4.1 on the preceding page. We first try to feed x[n]
into a 2nd order running averager, shown in the second plot in figure 4.1.
If we look carefully, we can see that the sinusoidal component is reduced,
but not removed. To “smoothen” the curve even more, we can try to use a
filter with a higher order. In the lower plot in figure 4.1 we can see that a
6th order running average filter has removed most of the sinusoid. We can
get a better result by using a filter with an even higher order.
Example 4.2 Running Average to Remove Random Noise
In this example we will demonstrate the usefulness of FIR filtering to re-
move noise from a signal. We first define the signal x[n]:
x[n] =
{
2 cos( 13n) 0 ≤ n ≤ 40
0 otherwise
.
We have added random noise to x[n], and the result is shown in the upper
plot of figure 4.2. The cosine is now rather distorted. To remove the noise,
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Figure 4.2: Another x[n] filtered through running average filters
we will try to feed x[n] into a 2nd order running average, shown in the
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second plot in figure 4.2. Clearly, the noise has been reduced, but not totally
removed. To remove even more noise, we will once again try to use a filter
with a higher order. In the lower plot in figure 4.2 we can see that a 6th
order running average filter has almost completely removed the noise.
The two preceding examples show that FIR filters can be a useful tool in
signal processing. One disadvantage of using an FIR filter is the roll-on and
roll-off periods which are equal in length to the order of the filter. The effect
is especially evident in the bottom plots of figure 4.1 on page 32 and 4.2 on
the preceding page. These periods will have incorrect values, since they
are based on samples not included in the defined input sequence. On the
other hand, an FIR filter is based on a simple algorithm, and it is fairly easy
to implement, which will be covered in section 4.3 on page 36.
4.2 Practical Uses of FIR Filters
The two examples in the previous section may not be very useful for more
advanced signal process filtering. But FIR filters can be used to implement
all the standard low-pass, high-pass, band-pass and band-stop filters as
well. Generally, any frequency response can be modulated by an FIR filter,
thus it is the frequency response that determines the filter coefficients.
Consider the impulse response of an ideal digital low-pass filter
h(n) =
1
2π
∫ π
−π
H(ω)e jωndω =
1
2π
∫ ω0
−ω0
e jωndω =
ω0
π
sinc(
ω0
π
n) ,
where ω0 is the cutoff frequency. To implement this impulse response with
an FIR filter, we need to truncate the impulse response so as to get the finite-
duration impulse response, that is, the digital filter coefficients. A common
method is to use a window to truncate the impulse response. The filter
coefficients are given by
b(n) = w(n)h(n) 1 ≤ n ≤ N ,
where w(n) denotes the window and h(n) is the impulse response of the
ideal filter. Thewindow is a function that is zero-valued outside of a chosen
interval. When applied to the ideal impulse response we get the finite-
duration impulse response. There are many different windows that each is
made to do the truncation as optimal as possible, that is, mainly to damp
out the ringing effect and to reduce the filter transition width.
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Example 4.3 Low-Pass FIR Filter
To make a low-pass FIR filter we need to specify the order of the filter and
the cut-off frequency. The easiest way to get the filter coefficients is through
mathematical software likeMatlab. Matlab provides the function fir1 that
finds the impulse response and does the windowing for us.
n = 10;
Wn = 0.5;
b = fir1(n,Wn,’low’);
gives us the filter coefficients in b for a 10th-order low-pass FIR filter with
normalized cut-off frequency of 0.5 using a Hamming window [Oppen-
heim and Schafer, 1999, pg. 468] for the impulse response truncation. The
magnitude and phase of the impulse response is shown in figure 4.3. We
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Figure 4.3: Magnitude and phase of a 10th-order low-pass FIR filter
can see that the filter takes on the form of a low-pass filter with linear phase.
The corresponding filter coefficients are shown in figure 4.4 on the next
page.
4.2.1 Why FIR Filters?
There are several reasons why using FIR filters is a good thing:
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Figure 4.4: Filter coefficients of a 10th-order low-pass FIR filter
• They can easily be designed to have linear phase by making the im-
pulse response symmetric around the center. Linear phase helps pre-
vent distortion.
• They are easy to implement.
• They require no feedback to be implemented, hence, any rounding
errors are not compounded by summed iterations.
• They can be implemented using fractional arithmetic, that is, we can
use filter coefficients with magnitude of less than 1.
• There are several well-known, reliable methods for FIR filter design.
There are some disadvantages of using FIR filters though:
• They often require high filter order which causes large delay.
• Certain responses are not practical to implement with FIR filters.
4.3 FIR Filter Implementation
To implement an FIR filter, we need three elements, namely a unit delay, an
adder and a multiplier. These elements can each be represented by a block,
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(a) Unit delay
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(b) Adder
x[n] y[n]
∗
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(c) Multiplier
Figure 4.5: FIR filter building blocks
see figure 4.5. Figure 4.5(a) shows the block for a unit delay. It makes the
x[n − k] term, from equation 4.1 on page 31, available. Furthermore, the
adder in figure 4.5(b) corresponds to the sum operator, and the multiplier,
4.5(c), equals the bk scaling of the samples. If we combine the building
blocks in figure 4.5 we can design the block diagram in figure 4.6 on the
following page, which is an implementation of a general FIR filter.
4.4 FIR Filter Implementation in Floating-Gate Tech-
nology
FIR filter implementation by using the floating-gate technology has been
done before. Ramírez-Angulo and Lopez have presented an analog FIR fil-
ter based on a multiple-input translinear element (MITE) circuit. They con-
sider MITE circuits as the continuous-time counterpart to switch-capacitor
circuits. The filter is implemented using anMITE op-ampwhere the scaling
is done by the control capacitors, the addition is performed at the floating-
gate and the delays are implemented either by sample and hold elements
or by continuous-time filters [Ramírez-Angulo and Lopez, 2001]. TheMITE
op-amp FIR filter is shown in figure 4.7 on the next page.
We will present a normalized discrete-time FIR filter based on the basic
floating-gate elements presented in chapter 3. This is an attractive method
due to it’s simplicity and ease of implementation. The FIR building blocks
in figure 4.5 can all be directly transferred to floating-gate circuit blocks as
will be discussed in the next subsections.
4.4.1 Unit Delay
A unit delay by one clock period can be achieved by using two cascaded
floating-gate inverters like the one in figure 3.1 on page 11 where the first
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Figure 4.6: FIR filter block diagram
Figure 4.7: MITE op-amp FIR filter from [Ramírez-Angulo and Lopez, 2001]
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inverter is reversely clocked. This setup makes the inverters work as latch-
es [Mirmotahari and Berg, 2003]. Figure 4.8 shows the unit delay.
ΦΦ
Figure 4.8: Unit delay by two floating-gate inverters operating as latches
The input of three logical ones and the outputs of the two latches is
depicted in figure 4.9. The latches enter the recharge region when the clock
Figure 4.9: Output of two floating-gate latches, making up a unit delay
is high and the evaluation period when the clock is low. Since the first latch
is inversely clocked, it will enter the evaluation period at point 2, 4 and
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6 in figure 4.9, thus inverting the change at the input from Vdd to Vdd/2 .
The resulting signal is the input signal delayed by half a clock period. The
second latch is non-inversely clocked, so it will enter the evaluation period
at point 3 and 5 (the value at point 1 is not valid), inverting it’s input in
the same manner as the first latch. The final result is a delay by one clock
period which corresponds to the unit delay needed for the FIR filter.
4.4.2 Adder
The addition of the inputs is done with the multiple-input floating-gate
inverter from figure 3.2 on page 12 in chapter 3. To make an n-point FIR
filter, we will need an n-input floating-gate inverter. The voltages of each
term in the FIR filter will be directly added at the floating-gate.
4.4.3 Multiplier
Multiplication of each term by the filter coefficients, bk, can be implemented
by capacitor scaling. If we have a 3-point filter specified by
{bk} = {3, 1, 2} ,
the capacitor sizes of the multiple-input floating-gate inverter would be
C0 = 3C1
C2 = 2C1 .
So generally, we have that
Ck = bkCmin ,
where Cmin is the smallest capacitor unit chosen by the designer, typically
scaled to minimize the effect of parasitic capacitance.
4.4.4 Final Implementation of the FIR Filter
The ultimate step to create the normalized floating gate discrete-time FIR
filter is to link all of the described building blocks together. For an n-point
FIR filter we will need n − 1 unit delays and an n-input multiple-input
floating-gate inverter. The suggested circuit is depicted in figure 4.10 on
the next page. Figure 4.11 shows the output of a running average FIR filter
with filter coefficients
{bk} =
{
1
3
,
1
3
,
1
3
}
,
thus
C0 = C1 = C2 .
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Φ
Figure 4.10: Implementation of a floating-gate FIR filter
Figure 4.11: Output of running average FIR filter
41
FIR FILTERS
The input sequence is series of digital ones and zeros, and we can see that
the output is a “smoothed” version of the input which complies to what
we stated in section 4.1. As can be seen, we get two intermediate values,
which is the same number as the order of the filter.
It is worth to note that the FIR filter implementation presented here is
true analog and not multiple-valued, as was the case with the circuits dis-
cussed in chapter 3. This is because the scaling of the capacitances accord-
ing to the filter coefficients does not comply with the condition
Cn = 2Cn−1
that ensures evenly spaced voltage steps in multiple-valued circuits. Thus
the output voltage steps will not take values of any specific radix.
4.4.5 Floating-Gate FIR Filter with FGVF Correction
The FGVF correction device presented in chapter 3 can be used with the
floating-gate FIR filter to correct a possible gain error. Depending on the
size of the expected error, the given area requirements and the number of
available pins, the FGVF could be placed either as a stand-alone correction
device or incorporated in the FIR filter building blocks.
In chapter 3, we saw that the FGVF is ideal for maintaining the right
gain in circuits with long chains of floating-gate elements, where a restore
would be too expensive. FIR filters tend to need many points in order to
meet our filtering needs; we often need at least a 10-point filter, which re-
quires nine delay steps. Such a filter is depicted in figure 4.12 on the facing
page. For this filter and filters that need even longer delay lines, it is es-
sential that the gain is right throughout the entire circuit, thus the FGVF
inverter is a critical component for yielding the correct result. For this pur-
pose, the FGVF inverter is undoubtedly superior to other solutions for cor-
recting gain.
There are several ways we can use FGVF correction in this setting:
• Incorporated in every floating-gate inverter of the delay linewith sep-
arate tuning; may require excessive input pins, but gives good tuning
possibilities since every delay element is individually addressable.
• Incorporated in every floating-gate inverter with all or some of the
inverters sharing tuning pin; reduces number of input pins, but is
less tunable and requires the gain error to be systematic.
• One or more stand-alone FGVF inverters at even spaced places in the
delay line; reasonable number of pins, but requires the gain error to
be relatively small.
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Figure 4.12: 10th order floating-gate FIR filter
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Either of these methods should give us means for incorporating FGVF cor-
rection in floating-gate FIR filters, and other floating-gate circuits, by trad-
ing tuning possibilities versus the number of available pins. This shows
not only that the FGVF technique is an excellent choice for long delay lines,
but also that FGVF devices are very versatile, in that they can be used in a
number of settings.
See appendix A for Cadence schematics of the floating-gate FIR filter with
FGVF correction.
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Conclusion
In this master thesis we have shown by simulation that the gain ofmultiple-
valued floating-gate circuits can be corrected by using a floating-gate in-
verter with varactor feedback. The varactor is realized by using a PMOS
transistor, where the capacitance is altered by changing the voltage of the
bulk node. It was shown that the FGVF inverter can correct the gain by
nearly 5% in each direction, which seems to be sufficient considering ex-
pected capacitor mismatch found in the literature.
5.1 Possible Uses of the FGVF Inverter
The FGVF inverter has properties that make it suitable for applications that
will need very long lines of inverter steps. The inverter can also be very
useful for circuits that need very accurate gain, which is the case for both
low-power multiple-valued circuits as well as circuits with a high radix.
In chapter 4 we saw how FIR filters could be realized in floating-gate
technology. FIR filters often need a high order, and thus require an ac-
cordingly long delay line. Therefore, the FGVF inverter seems ideal for
creating floating-gate FIR filters. But the FGVF inverter could also be used
in any other multiple-valued floating-gate circuit, including max and min
circuits [Gundersen and Berg, 2004] and full-adders [Berg et al., 2002a]. It
could also be adequate to use the FGVF inverter in conjunction with the
electronic cochlea based on several cascaded second order biquads [Næss
et al., 2003], since this would be a long chain of floating-gate steps.
5.2 Future Work
The FGVF inverter is a new proposal, hence there are several aspects yet to
explore.
Firstly, since the FGVF inverter is supposed to correct an error that is
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detectable only post-production, there will need to be made a prototype
circuit to verify the properties of the inverter. We would need to test the
FGVF inverter both as a stand-alone correction element, as well as directly
inside the multiple-valued circuit element. The FGVF inverter will need to
be tested in several settings and with different supply voltages. It would
also be interesting to investigate how many FGVF inverters that would be
necessary to yield the wanted correction result. We could possibly do lay-
out and production of the floating-gate FIR filter as well.
Secondly, it is desirable to identify the source of, and to find a method
for removing, the DC offset in the FGVF inverter. Although this is not a
critical problem, yet, improving our circuits is always welcome.
Finally, the FGVF inverter could be realized with different varactor so-
lutions to see what impact the different varactors have on the various prop-
erties of the inverter, primarily in optimizing the tuning range.
5.2.1 Automatic Gain Correction
During the final stages of this master thesis, an idea of using the FGVF
inverter for automatic gain correction in long inverting lines evolved. Al-
though time will not let us explore this solution, a conceptual model is
shown in figure 5.1 on the next page. The basic idea is to read the (pos-
sible sampled) gain before and after a delay line, compute the difference,
add a unity bias and feed the resulting signal into the tuning input of the
varactor. If the gain has decreased through the delay line, the difference
will be positive, forcing the gain of the varactor to be greater than unity.
Recall that larger tuning voltage results in larger varactor gain. If the gain
has increased through the delay line, the difference will be negative, caus-
ing the gain of the varactor to be smaller than unity.
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Figure 5.1: Automatic gain correction using FGVF inverter
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Appendix A
Cadence Schematics and
Layout
This appendix presents schematics and layout of central components in a
90 nm process.
A.1 Schematics
Figure A.1: PMOS varactor schematics
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Figure A.2: Schematics of floating-gate inverter with varactor feedback
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Figure A.3: Schematics of floating-gate 3-bit adder with varactor feedback
Figure A.4: Schematics of unit delay with varactor feedback
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Figure A.5: Binary to recharge binary signal converter
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Figure A.6: 2nd order FIR filter with varactor feedback schematics
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A.2 Layout
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Figure A.7: PMOS varactor layout
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Figure A.8: Layout of floating-gate inverter with varactor feedback
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Figure A.9: Layout of unit delay with varactor feedback
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